Residue arithmetic VLSI array architecture for manipulator pseudo-inverse Jacobian computation

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Scalable VLSI Architecture for GF(p) Montgomery Modular Inverse Computation

Modular inverse computation is needed in several public key cryptographic applications. In this work, we present two VLSI hardware implementations used in the calculation of Montgomery modular inverse operation. The implementations are based on the same inversion algorithm, however, one is fixed (fully parallel) and the other is scalable. The scalable design is the novel modification performed ...

متن کامل

Repeatable approximation of the Jacobian pseudo-inverse

For redundant robot kinematics we construct an extended Jacobian inverse that approximates the Jacobian pseudo-inverse. Our construction relies on the approximation of codistributions associated with the Jacobian pseudo-inverse by an integrable codistribution, spanned by differentials of certain functions that serve as components of the augmenting kinematics map in the extended Jacobian inverse...

متن کامل

Designing efficient residue arithmetic based VLSI correlators

I‘llc Ill04 illlpOrIillll rciison liw lhc lack ot‘ ctmimcrcii~l rcsiduc arilhnicric (I<:\) Lisai s;!slcm~ is ii01 the “sIo\v” and arca constln1in~ rc\ cr\;c con\ crsion. ht11 111~ ;~bsonce of’ rcscarch that esplorcs 1 hc .\ ~~.ww/ad trade-ofl~s 01‘ such arithmetic in clctuul VI.SI in~plcn~snl;~lions. Such SJ stem-lwcl issues arc choice of tllc‘ motluli xl. cfl~cl 01‘ iiiocluli imhalancc on resu...

متن کامل

Optical computation using residue arithmetic.

Using residue arithmetic it is possible to perform additions, subtractions, multiplications, and polynomial evaluation without the necessity for carry operations. Calculations can, therefore, be performed in a fully parallel manner. Several different optical methods for performing residue arithmetic operations are described. A possible combination of such methods to form a matrix vector multipl...

متن کامل

A VLSI array architecture for Hough transform

In this article, an asynchronous array architecture for straight line Hough Transform (HT) is proposed using a scaling free modified CORDIC (CoOrdinate Rotation Digital Computer) unit as a basic Processing Element (PE). It exhibits four-fold angle parallelism by dividing the Hough space into four subspaces to reduce the computation burden to 25% of the conventional requirements. A distributed a...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Robotics and Automation

سال: 1989

ISSN: 1042-296X

DOI: 10.1109/70.88077